“What if your grandfather could manage his diabetes without using cumbersome test papers and confusing information? What if a 7-year-old child with diabetes does not have to face the tension or fear every time he pierces his finger? These are the obstacles that the current continuous blood glucose monitoring (CGM) technology has overcome, and they are also the problems that ADI has solved by...
Cadence Design Systems has announced that SGS-TÜV Saar has independently certified that Cadence Tensilica Xtensa processors with FlexLock capability meet the ISO 26262:2018 standard to ASIL-D, the highest possible level under the Automotive Safety Integrity Level rating. The functional safety certification encompasses base microcontroller to high-performance DSP, each with a configuration option for FlexLock to give increased random fault protection and developed following a robust safety process to protect against systematic faults. These processors with FlexLock are ideal for the automotive market and tailored for AI, vision, radar, lidar, audio, V2X, and control applications.
“Cadence Tensilica FlexLock processors optimised for automotive applications are among the first in the industry to achieve full compliance with ASIL-D functional safety standards,” said Wolfgang Ruf, head of functional safety for semiconductors at SGS-TÜV Saar. “Certification to our comprehensive assessment in accordance with the ISO 26262:2018 standard for ASIL-D systematic and random fault avoidance is a testament to the high functional safety quality of Cadence’s IP. SoC designers are assured that their designs using functional safety-certified Tensilica processor IP can achieve compliance with the automotive industry’s stringent safety-critical requirements.”
Important to ASIL-D compliance is the new FlexLock ability, which combines lockstep support to the flexible and extensible Xtensa processor architecture. Lockstep is a proven method for improving safety in software execution by offering redundancy of the core logic at the hardware level. Not only does it give the support required to deliver ASIL-D certification, but it also provides design teams the capacity to include two cores running independently in ASIL-B solutions. Furthermore, the solution provides the option of running local memories and caches of two cores in lockstep, realising even greater levels of protection against memory faults.
“Innovation in functional safety features will continue to be critical in meeting the emerging trends and requirements of the automotive industry,” said Robert Dunnigan, ADAS MCU program manager at NXP. “We are pleased that Cadence is adding important functional safety mechanisms such as its FlexLock dual-core lockstep capability to its Tensilica IP product line.”
“Current trends in the automotive industry demand higher levels of functional safety,” said Hongquan Liu, senior marketing director at Calterah. “With the addition of the FlexLock dual-core lockstep capability, Cadence is demonstrating its commitment to meeting the needs of its customers with the most critical functional safety requirements.”
“Higher levels of autonomy require more intelligent computing at the edge in automotive applications, which is driving the need for higher levels of functional safety,” said Larry Przywara, senior group director, Tensilica marketing at Cadence. “With the introduction of FlexLock capability, users of Tensilica controllers and DSPs can achieve the highest level of certification, ASIL-D, and the protection it brings against random hardware faults. Designers choosing Tensilica IP to accelerate their ADAS, radar, lidar, V2X and vision processing can do so with the confidence that they can meet their customers’ functional safety requirements.”